FPGA Engineer - VHDL Job at PSRTEK, Waukesha, WI

VE4xa1dub20wMHQxY05lYjJaMElYeVRVeWc9PQ==
  • PSRTEK
  • Waukesha, WI

Job Description

Position: FPGA Engineer VHDL

Experience: -5 Years

Location: -Waukesha WI(Onsite)

Responsibilities: -

  • Architecture & Development (VHDL Focused) Own FPGA RTL design using VHDL as the primary HDL. Develop reusable IP blocks including state machines controllers DSP modules and memory interfaces.
  • Implement deterministic low-latency data paths for diagnostic imaging and acquisition systems.
  • Translate system requirements into FPGA architecture with complete traceability.
  • High-Speed I/O & Data Acquisition (MedTech) Implement and validate interfaces for precision ADC/DAC front ends: JESD204B/C LVDS MIPI SPI I C UART.
  • Build high-throughput acquisition and buffering pipelines using DDR4/DDR5 and AXI.
  • Ensure deterministic timing synchronization and clocking across modalities (Ultrasound/ CT/MRI/sensing subsystems).
  • Verification Timing Closure & Tool flow: Develop self-checking VHDL testbenches for block and system level verification.
  • Use ModelSim/QuestaSim Vivado Simulator or Riviera PRO for simulation. Perform synthesis P&R timing analysis and closure using Xilinx Vivado (preferred) or Intel Quartus.
  • Execute linting CDC/RDC checks and optimize power and resource utilization.
  • Debug via ILA/SignalTap oscilloscopes logic and protocol analyzers. Compliance Documentation & Quality Support design controls and documentation for FDA EU MDR and global regulatory needs.
  • Contribute to requirements traceability (Jama/DOORS) risk management (ISO 14971) and verification per IEC 62304 for programmable logic.
  • Address safety (IEC 60601 1) EMC (IEC) cybersecurity FMEA hazard analysis and IP/SOUP assessments.

Educational Qualifications: -

Bachelors or Masters in Electronics Electrical Computer Engineering or related field.

Mandatory skills

  • 4 10 years of hands-on FPGA design experience with VHDL as the primary HDL.
  • Strong experience with: Synchronous digital design fundamentals Clocking CDC reset-domain considerations Timing analysis and closure FPGA development using Xilinx/AMD.
  • Proven ability to develop complex state machines DSP blocks and interface logic in VHDL.
  • Familiarity with lab bring-up and FPGA system debugging.

Job Tags

Full time

Similar Jobs

City of St. Petersburg

Mail Clerk I Job at City of St. Petersburg

 ...This is part-time manual work in the receipt and delivery of interoffice mail and library materials between the seven libraries. Work involves handling library materials while sorting, organizing, and making efficient, timely pickup and delivery using a City vehicle.... 

Georgetown Learning Centers

Online Spanish Academic Tutor Job at Georgetown Learning Centers

 ...Georgetown Learning CentersGreat part-time tutoring hours available on weekends and evenings at a fun and relaxed work environment...  ...while in graduate school?~Do you have a strong background in Spanish, as well as other academic subjects?~Do you have prior... 

Confidential

High School AP Psychology Teacher Job at Confidential

High School AP Psychology teacher Job Description1. Location: GuangZhou 2. Students age15-18 age 3. Office hoursMonday to Friday 7:40am-5:30pm 4.Teaching hours per weekNo more than 24 lessons per week 5. Class siz20-30 Students 6.Content of coursesAP... 

Aptyx

Manufacturing Operator 2nd shift Job at Aptyx

Position Summary Performs a variety of tasks involved in the manufacturing and assembly of medical devices in a regulated production environment. The Manufacturing Operator is trained on all assigned tasks and is responsible for following established written procedures ...

CereCore

HCA - Project Manager II Job at CereCore

 ...and documentation updates. Qualifications & Experience ~3+ years of IT project management experience required. ~ Exposure to hospital operations preferred. ~ Experience with EHR implementation projects, particularly MEDITECH Expanse, is a plus. ~ Ability to...